Home

... verify everything ...

  • home
  • verification books
  • verification libraries
  • forums
  • downloads
  • about us
Home › Blogs › mike's blog

A rose by any other name..

Richard has a good blog about the beginnings of top-down design (in the hardware domain). He talks here about an early experience with VHDL.

I mentioned that top-down design is pretty much what we call ends-in design in our book. It's just the way most people work. You iterate to a solution that works.

powered by performancing firefox

  • mike's blog
  • Login or register to post comments

Back to top

Our Books

Help support this site by purchasing our books through these links


You can "search inside" the book

Active forum topics

  • Test errors with mutex_test and synch_test, on teal_1_40b
  • Ethan's patch to truss SVN
  • Ethan's patch to teal SVN
  • Truss example running problem
  • teal::finish() can halt the ncsim simulation
more

Recent blog posts

  • Mentor Graphics New England User Group Meeting Presentation
  • New Release of SystemVerilog Teal and Truss
  • Verification Framework article published over at SCD-source
  • Book excerpt on Teal and Truss available!
  • Problem with support@trusster.com account fixed
  • New Release of SystemVerilog teal and Truss
  • Cooley thinks where so cheesy that we're a must see at DAC!
  • My talk at DAC
  • Object Oriented Programming for Hardware Verification Demystified
  • SystemVerilog Book Done!
more

Navigation:

  • home
  • verification books
  • verification libraries
  • forums
  • downloads
  • about us

User login

  • Create new account
  • Request new password

Who's online

There are currently 2 users and 5 guests online.

LinkedIn


Join the Trusster Group
on LinkedIn

Who's new

  • abhishekdatta
  • Michael Foster
  • noorullam
  • abraham.eapen
  • ovidiu5110
Copyright Trusster 2006-2008