Hi,

Currently looking into the block_uart example (SystemVerilog) to check whether we should start using the truss library (Don’t have the book yet :-( . I am to SystemVerilog so maybe a stupid question, but why is in the example a uart_channel class defined which is almost equal to truss_channel iso instantiating an uart_channel of type truss_channel?

Kind Regards,
Roger.